Vhdl Modeling for Digital Design Synthesis (Reprint)

7,700 TWD
會員價
6,930
English

產品說明

The purpose of this book is to introduce VHSIC Hardware Description Lan­ guage (VHDL) and its use for synthesis. VHDL was originally introduced as a hardware description language that per­ mitted the simulation of digital designs. This book tries to cover the synthesis aspect of VHDL, while keeping the simulation-specifics to a minimum.

無法提供

此產品目前缺貨,如需確認是否可提供訂購,請與我們聯繫。

折扣將於結帳時套用。

最近瀏覽的項目

相關產品